

Synopsis:

This course explores fundamental capabilities of Intel's Core-2 Quad microprocessor, regarded as a "bare machine" for which some basic software components of an operating system are to be constructed in the context of standard PC-BIOS firmware and peripheral devices (a.k.a. PXE, the so called 'Pre-Boot eXecution Environment').

Topics appropriate to this goal include:

- crafting a bootstrap loader
- identifying the processor model and stepping
- segmented real-mode memory-addressing
- peripheral device detection and initialization
- the CMOS non-volatile memory and real-time clock
- the keyboard, display monitor, and interval-timers
- the programmable interrupt controllers
- building protected-mode segment-descriptors
- entering and leaving 16-bit/32-bit/64-bit protected-modes
- creating exception-handlers and interrupt-descriptors
- building page-tables for virtual memory support
- privilege-level transitions and multitasking mechanisms
- emulation of the legacy 8086 execution environment
- support for debugging and performance monitoring
- initialization and communication among multiple CPUs
- the memory controller hub and system management mode
- aims of the UEFI (Unified Extensible Firmware Interface) endeavor

Throughout the course we will write small software-component prototypes (to demonstrate various processor capabilities being studied) using the GNU/Linux program development tools (including editors, assemblers and C/C++ compilers).

The course is open to USF computer science graduate students (and to qualified undergraduates or non-degree students with the Instructor's permission). Prior experience with the C/C++ programming language and the UNIX/Linux operating system is assumed, plus an acquaintance with the Intel Pentium processor's registers, instruction-set, and assembly language.

Inside every large program, there is a small program struggling to get out.

-- Sir Tony Hoare, Emeritus Professor of Computing, Oxford University

Learning Outcomes:

- You will broaden your knowledge of standard 32-bit Intel Architectures
- You will increase your proficiency with using C and assembly language
- You will become aware of the Intel processors' seldom-used capabilities
- You will know how to access service-functions provided in BIOS firmware
- You will gain practical experience in programming peripheral I/O devices
- You will acquire background for understanding next-generation CPUs
- You will lay a foundation for pursuing some additional career options

Instructor:

Dr. Allan B. Cruse, Professor of Computer Science and Mathematics
Harney Science Center - Room H-212 Telephone: (415) 422-6562
Office Hours: Mon-Wed-Fri 12:30-1:15pm, Tue-Thu 6:30pm-7:15pm
Email: cruse@usfca.edu Website: <<http://cs.usfca.edu/~cruse/>>

Textbook:

Tom Shanley, ***Protected Mode Software Architecture***,
Addison-Wesley Publishing Company (1996), ISBN 0-201-55447-X

Classroom Facility:

The course meets on Tuesdays and Thursdays, 7:30-9:15pm, in the Michael D. Kudlick Interactive Computer Classroom (HRN-235). Students will need to have individual computer accounts set up for access during these class meetings.

Exam Dates:

Midterm Exam I will be Tuesday, October 7
Midterm Exam II will be Tuesday, November 4
Final Exam will be Thursday, December 18, 7:30pm

Grading scheme:

Class Participation	25%
Programming Projects	25%
Midterm and Final Exams	50%

NOTE: Unprofessional conduct, such as an abuse of USF computer privileges (unauthorized access), or a violation of academic integrity (plagiarism or fraud), will result in the student receiving a failing grade.